2<3 0v`Hx G>F >F >F ??TopBottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference34tDocu43bDocu56tPadExt65bPadExt[[Nets\\Busses]]Pins^^Symbols__Names``ValuesaaInfobbGuide@16g-maxim-6b,6[H SO16+^R '1+^Rx '16+ '2+ '3+x '15+x '14+2 '4+2x '13+ '5+x '12+jJ '6+| '7+jJx '11+|x '10+ '8+x '9"fLrHfL1@a2(>VALUE1*(>NAME"p| {"9=rHfLy"fLp=x"9|rH z"rH"p|p="9=9|"99(|&3FfL y&3rHJ\&3z&3&3F&3fL y&3zfL y&3rHfLJ\ y"9~p~&3"&3~@VT&3r&3&3fL" y&3~@fLVT y&3rfL y&3fL yrcl O(e C08051d1 >NAME1dȜ >VALUE"'f&Mf&"'M"'f&+dL1+%dL2&3V^&3 1+^"3"388"'Mf&M&#_supply1testpad B1,27+dPP12'(>NAME"%2 "%2 12< >VALUEccon-subdbaHF09H*)d1*ؔd2*d3*(kd4*Pd5*D_16*l17*518*19(~@(&~@"0X~D~"0X~y"0)~=x"0Ģ)4i)"0Ģ)Ģ"0Ģ)Ģ$"0ĢĢ"0ĢĢh"0<]h<]"0<]<]"0<]<])"0<])<]$"0Ģ"04i"04i4i"04i*n"0*nvB) z"04i))"0)ڕ)"0*nvB*n"0ڕ)ڕ "0ڕ)&j)"0ڕ &j "0&j)&j "0&j)t)"0t)̖)"0<]"04i̖"0̖"0̖̖"0֑vB֑"0֑̖"0y)֑vB {%~@~@%*.h.h%+.h.h%*&.h.h%+&.h.h"0ĢȜ"0ĢȜĢ$"0x"0xҗ"0җ)"0tҗt)"0tҗ"0dI"0dI<]җ"0<]җ<]$%&~@~@1"(>NAME19!"(>VALUE1X(11(51(91X(6"03Z "03ؔZؔ "03)Z) "03D_6D_B^"03l6lB^"03565B^"03(kZ(k "036B^"03PZP &ڕ &j)"0̖)<])&Ģ<]h"0Ģhbh"06"0h6 {"0.h<]h"0=6="0=6NVh z"0.hbh"0D~~"0~)~&9 &dOVT$o & &VTL &  &%VTtE &H[{ &ܐVT &p0 1dI8c(2,541XbL(F09"1,#"0##J"2#J,J"3,J,19" RS232.`)) /IC1MAX2325lO(4VTH(.`|1/C1100n4d 5ta .`8c1/C2100n4Ԕ 5  .`1/C3100n4vB 5g .`1 /C4100n4 5^ .`1/C5100n4vB 5s .`M /TXDTTLTPB1,274PS(5 .`D[M /RXDTTLTPB1,274qPS(5vB .`M /TXD232TPB1,274-'PS(5  .`M /RXD232TPB1,274kPS(5J .`1y/5VTPB1,274/&j(5b .`|M/GNDTPB1,274YPS(58c .`pM/GND_DSUBTPB1,274PS(5 .D[ /FEMALE@2%N$1>>"0>1>V "0>V|Ԕ "0|Ԕ| @%N$2>>"2o "3 Vo "01 1 "1 1 V @|%N$3>>"0>|> "0o>| "0oo "0mjJo "0T1m1 "0m1mjJ @%ON$4> >"051)1 "0vBjJvB "0)1vBjJ @ %N$5>>"0"0 "0Ԕs "08csԔs "0jJ8cs "011 "01jJ @h%N$6> >"0t|t "08ct| "0`11 "018c @h"N$8>> "2tt "1tM @6h"N$9>> "2vBvB "1vBD[M @"N$7>> "0>> "0>M >"0l>@ B"N$10>> "0g "0g)N "0)NN "0Ng "0g "0M >"0D[N@%*N$11>>>> "01y15 "01y1 "0R| "01yR @%%"GND>>>> > "01V "0V| "0| "0s "0ss "0sg "0g "0 "0 "0pM "0|M "01M14 "0|M1M >"01Small Outline PackageCAPACITOR

IPC 2012 chip
Pad definition corrected 2006.05.15, librarian@cadsoft.deTEST PADSUB-D  defaultEAGLE Design Rules

Die Standard-Design-Rules sind so gewählt, dass sie für die meisten Anwendungen passen. Sollte ihre Platine besondere Anforderungen haben, treffen Sie die erforderlichen Einstellungen hier und speichern die Design Rules unter einem neuen Namen ab.(1*16)xV4' <????????   ??8c 2 dd^^^^^^^^^^^^^^^^:l'% <default!Ceͫm% 5!Ceͫl % 5!Ceͫq% 5!Ceͫ% 5!Ceͫ?% 5!Ceͫ0|\% 5!CeͫqR% 5!CeͫR